PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

B24B 37/04, 49/03, B23Q 15/04

(11) International Publication Number:

WO 98/14306

(43) International Publication Date:

9 April 1998 (09.04.98)

(21) International Application Number:

PCT/US97/18346

A1

(22) International Filing Date:

3 October 1997 (03.10.97)

(30) Priority Data:

60/027,833

4 October 1996 (04.10.96)

US

(71) Applicant (for all designated States except US): EXCLUSIVE DESIGN COMPANY, INC. [US/US]; 47485 Seabridge Drive, Fremont, CA 94538 (US).

(72) Inventor; and

- (75) Inventor/Applicant (for US only): WILLIAMS, Roger, O. [US/US]; 47267 Ranch Higuera Road, Fremont, CA 94539 (US).
- (74) Agents: CANNON, Alan, W. et al.; Morrison & Foerster LLP, 755 Page Mill Road, Palo Alto, CA 94304-1018 (US).

(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI; CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published


With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: A METHOD AND SYSTEM FOR CONTROLLING CHEMICAL MECHANICAL POLISHING THICKNESS REMOVAL

(57) Abstract

An improved method and apparatus for controlling the depth of removal by a chemical mechanical polishing of a selected material on a supporting semiconductor underlayer where it is desired to terminate removal of the selected material, such as silicon oxide, at a specified depth. In accordance with this novel method and system, the selected material such as a surface oxidization layer is polished to initiate removal thereof in the direction of the material—underlayer interface. This system includes three primary components: a chemical mechanical wafer polishing machine, a semiconductor thin film thickness measurement device, and statistical signal process algorithm and its associated computer system provides a chemical mechanical polishing system control by analysis and prediction of the current and future removal rates based on performance of past ratios for the before and after semiconductor thin film thickness measurements.



3NSDOCID: <WO_____9814306A1_L>

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	1.esotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AТ	Austria	FR	France	LU	Luxembourg	SN	Senegal
ΑU	Australia	GA	Gabon	LV	Latvia .	SZ	Swaziland
ΑZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados .	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF .	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	ΙE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of Americ
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE.	Niger -	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PI.	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	. KZ	Kazakstan	RO	Romania		
CZ.	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		•

A METHOD AND SYSTEM FOR CONTROLLING CHEMICAL MECHANICAL POLISHING THICKNESS REMOVAL

5

CROSS-REFERENCE TO RELATED APPLICATIONS

The present application hereby claims priority to copending U.S. provisional application Serial no. 60/027,833, which was filed on October 4, 1996.

The present application is related to copending application Serial No. 08/443,956, which is hereby incorporated by reference in its entirety.

10

TECHNICAL FIELD

This invention relates in general to a system and method for controlling material removal rates during polishing; and, in particular, for controlling thickness removal during chemical mechanical polishing using detection, statistical estimation, and time series analysis.

15

BACKGROUND ART

20

Increasingly, chemical mechanical polishing (CMP) is becoming the methodology of choice to polish certain articles of manufacture that require a desired degree of planarization, such as semiconductor wafers from which chips for integrated circuits are processed. Generally, CMP employs a polishing system for processing such a wafer by polishing on one surface thereof by a procedure which includes engagement of the semiconductor wafer face with a polishing pad and a method of controlling such polishing.

25

Typically, integrated circuits are provided as "chips", each of which includes a slice of a flat material that has the specific circuitry. A multiple number of the desired integrated circuits are formed at the same time by etching and coating a disk-shaped semiconductor wafer substrate. The wafer is then diced into flat rectangles which are individually provided with suitable packaging having the necessary leads to electrically access the integrated circuitry. In certain instances a full wafer is used to form a single integrated circuit rather than duplicates of a desired integrated circuit.

30

The disk-shaped wafer substrates typically are comprised of a monocrystalline semiconductor, such as single crystal silicon. One common method of forming the wafer

is to grow a relatively long cylinder or log of a single crystal of the material, and then slice the log (often called a boule) to form the individual disk-shaped wafers.

It is necessary for the formation of various circuits or for other uses of wafers, that the active or front face, e.g., the face of the wafer on which the integrated circuitry is to be formed, be highly polished. (The other side of the wafer is often referred to as the wafer "back" face.)

At the beginning of a chemical mechanical polishing (CMP) step for ILD (interlayer dielectric) planarization at time t_0 , the difference in top surface height, $h_{\rm initial}$, between the field region and areas of dense device features may be as large as 0.8 to 1.0 micro meter. Pre-CMP semiconductor thickness measurements are used to determine the polishing time ($t_{\rm final}$) for each wafer based on calibrations established in the development stage. At time t_0 , the polisher starts to remove material, typically at a rate of 1-3 kA/minute, but faster on features that are smaller and isolated, and more slowly on features that are larger or in densely packed areas.

Polishing continues through until time (t_{final}) when the wafer is removed from the tool, cleaned, and measured afterwards to confirm that an acceptable final thickness (t_{final}) was achieved.

The final thickness measurement is an important moment for CMP metrology. The time (t_{final}) is selected from a CMP polisher calibration based on applied pressure, rotation speed, average pad life degradation, pressure, etc., to produce a (t_{final}) centered within the allowed semiconductor wafer process window. However, dynamic factors may alter the actual thickness (T_{true}) realized at time (t_{final}). If the material removed by time (t_{final}) exceeds the limit, the wafer must be scrapped or more dielectric must be deposited. If the remaining thickness is excessive, the wafer can be returned to the polisher for rework. This above-described loop characterizes the basic CMP method today.

The CMP process window is defined as the difference between the Upper And Lower Thickness Limits (TUL and TLL). The CMP tool design must completely eliminate malfunctions that can cause large thickness errors.

During semiconductor wafer fabrication, silicon is plasma-etched to form device islands, then thin oxide and silicon nitride layers are deposited. Dielectric material (TEOS) is deposited to fill the spaces between the islands and build up a thick dielectric over-layer.

15

10

5

20

25

CMP tools then planarize the upper surface of this dielectric layer, eventually polishing through the TEOS and exposing the underlying SiN at some locations. Since SiN has a removal rate several times smaller than oxide, the polishing slows at the exposed locations, allowing slower areas to "catch-up" for improved planarity.

5

Since the SiN removal rate is smaller but still non-zero, it is important to measure the thickness of the remaining oxide and nitride simultaneously. Otherwise, the remaining SiN layer could become too thin at the location where the polish is fastest.

10

Other semiconductor wafer CMP operation issues include global planarity which are dominated by the "macro" effects of the polisher pad, wafer head chucking device, polish pad velocity, polishing pad age and conditioning. etc. Uniformity from wafer center to wafer edge is the usual metric. Across-the-wafer uniformity is also influenced by boundary effects at device edges, at the wafer edge. CMP tools must provide thickness measurement that can accommodate custom spaced measurements of chosen length and point density in diameter or radius scan format. CMP operations on semiconductor device features with large spatial separations reveal several surprising effects.

15

First, an effect known as the "edge effect" can cause a thicker oxide in the outer 5 - 15 mm of the wafer. The excess thickness can range from 1 - 4kA depending on the manner in which the wafer is held in the polishing carrier. A second unexpected effect visible in the figure is the oscillation in thickness across the wafer. This 100-200A variation occurs because the CMP TEOS polishing rate is faster in the kerf area adjacent to the test die than in the kerf intersection areas.

20

Within-die planarity is influenced by the tendency of CMP to polish smaller, individual features faster, and larger and densely-packed features more slowly. The oxide removal rate over features of 15 micro meter width was 60 - 80% greater than over features of 65 micro meter width under high throughput conditions. This effect introduces considerable complexity, given the differences in pattern density that occur on IC devices.

25

CMP processing reaches an asymptotic limit in the microplanarity regime, where polishing occurs largely by smoothing and filling-in between the dense, small features, rather than by direct removal of material from larger spacing.

30

These effects concerning semiconductor device feature size subsequently drive a subordinate requirement that CMP tools automatically perform a sequence of semiconductor wafer film thickness measurements and manage the data from different

semiconductor device features accordingly. Each semiconductor device site job file becomes a chain of individual measurements, each with its own location, measurement recipe, pattern recognition model, and data format.

The semiconductor wafer film thickness measurement data generated may be needed in processing according to device feature type and size, as well as locations on the wafer. The CMP tool operator must simultaneously keep within limits the thickness at the smallest, fastest-polishing feature within the fastest-polishing die on the wafer; and at the largest, slowest-polishing feature in the slowest polishing die on the wafer.

To this end, chemical mechanical polishing machines have been designed to provide the desired semiconductor device film thickness. The machine typically brings the device face of the wafer to be polished into engagement with a polishing surface such as the polishing surface of a pad having a desired polishing material, e.g., a slurry of colloid silica, applied thereto.

The movement between the wafer and the polishing pad provides the polishing forces. In some instances, this "polishing" is provided primarily for the purpose of making one face flat, or parallel to another face. In this connection, it must be remembered that the wafer itself is microcrystalline and characteristics of this type may be quite important in making the wafer suitable for the production of integrated circuitry or for some other desired use.

An abrasive, proportionately dispensed in the slurry, provides the cutting action when the wafer is engaged by pressure and placed in contact with a polishing pad laden with the slurry/abrasive mixture, and then caused to move laterally relative to the polishing pad. It is further recognized that the repeated engagement of the faces of numerous wafers moving against the polishing pad will result in a wearing out of the polishing pad over a described period of time. The resultant wearing out of the polishing pad therefor has an undesirable effect on the consistency of the surface finish of the wafer prescribed under the terms of Preston's equation, since, in general, a longer polishing time on a worn polishing pad will be required to achieve the same thickness of removal that can be accomplished on a new polishing pad in a significantly shorter time.

Preston's equation states:

20

5

10

15

25

Removal Rate =
$$(\Delta^m/\Delta_t) = \Delta^m t = [(K_p(P*V)*(A/A_c*\Delta_t^2))]$$

whereas:

5

 Δ^{m} = The total material removed,

 Δ_t = The polishing time,

 $\Delta^{m}t =$ The material removal rate,

 $\mathbf{K}_{\mathbf{P}}$ = Preston's constant,

P = The applied pressure between the wafer and polishing pad,

V = The relative velocity between the wafer and polishing pad,

A = Wafer contact area are all component terms of Preston's constant.

Ac = Instantaneous device cut area.

15

10

Further it is understood the term K_P (Preston's constant) is composed of the complex parameters K_a and K_b , wherein:

20

25

30

35

 K_a is the roughness and elastic constant of the polishing pad, and K_b is the complex term for the surface chemistry and abrasive material used in the slurry.

Accordingly, there is a need for a control or compensation for constantly varying results which are achieved over time during a polishing series, given a fixed set of polishing variables, due to degradation of the polishing surface and polishing media, among other variables.

DISCLOSURE OF THE INVENTION

It is an object of the present invention to provide a chemical mechanical polishing system that first measures an unprocessed semiconductor wafer, t_{initial}, then during the subsequent CMP operation, statistically corrects for the resultant wearing out of the semiconductor wafer polishing pad. This is accomplished by a first wafer thin film measurement means which provides t_{initial}, then performing a correction/learning CMP operation on said wafer by feeding forward the amount of film to be removed during said CMP with a linear prediction and estimation factor constructed from previously performed wafer CMP operations including a (t_{final}) thickness measurement on said previous semiconductor wafer. This operational sequence thus nullifies the undesirable effects of film consistency variations on the device surface of said semiconductor wafer.

Another object of this invention is to provide a method and apparatus for a computer controlled function, sampling the data from an external thin film thickness

measurement device and adding a statistical signal processing algorithm using analysis and prediction of the current and future removal rates based on performance of past ratios of the before and after CMP processing of semiconductor film thickness readings.

Further, it is yet another object of this invention to have a chemical mechanical polishing system that statistically corrects for the resultant transformation of the polishing characteristics of the polishing system by the use a linear estimation factor thus nullifying the undesirable effects of said polishing pad non-consistency upon the surface finish of the wafer. This algorithmic procedure provides a chemical mechanical polishing system a stable means of removal control for a specific thickness dimension of certain layered materials from the uppermost overlay of a semiconductor wafer.

These and other objects of the invention will become apparent upon referencing the descriptions, drawings, and detail of the preferred embodiments herein.

Thus, a method for controlling thickness removal of a substrate during polishing of a series of n substrates, where n is a positive integer greater than one is disclosed to include: measuring a thickness of a first substrate prior to polishing; polishing the first substrate for a predetermined time; measuring the thickness of the first substrate after polishing; determining an actual thickness removal rate, based on the measurement before, the measurement after and the predetermined time; and applying a linear estimation factor. based on the actual thickness removal rate, to form an adjusted polishing time for a subsequent substrate to be polished, to adjust for degradation and inconsistency of a polishing surface that occurs during the polishing of multiple substrates.

Further, the method includes measuring a thickness of the subsequent substrate prior to polishing; polishing the second substrate for the adjusted polishing time; measuring the thickness of the subsequent substrate after polishing; determining an actual thickness removal rate, based on the measurements of the subsequent substrate before and after polishing and the adjusted polishing time; and applying a linear estimation factor, based on the actual thickness removal rates of previously polished and measured substrates, to form an adjusted polishing time for a subsequent substrate to be polished, to adjust for degradation and inconsistency of a polishing surface that occurs during the polishing of multiple substrates.

This process is repeated for subsequent substrates up to n. The linear estimation factor is disclosed as taking into account measurement and polishing data of up to ten

10

5

15

20

25

previous substrates for forming a linear estimation factor for the next subsequent substrate to be polished. Preferably, the estimation factor is determined using a Yule-Walker algorithm, although other algorithms may possibly be used..

Preferably, the polishing process is a chemical mechanical polishing process, although the invention may be applied to other polishing processes. The adjustment of polishing time according to the linear estimation factor compensates for polishing pad inconsistencies over the course of polishing a series of substrates.

An apparatus for controlling thickness removal of substrates during polishing of a series of substrates is disclosed to include: a polisher having a polishing surface, a substrate carrier for pressing a substrate against said polishing surface with a controlled pressure, and at least one driver for moving the substrate carrier and substrate along the polishing surface to effect a polishing of the substrate: a thickness measuring device for measuring a thickness dimension of the substrate before and after polishing: and means for determining an actual thickness removal rate, based on the measurements of the substrate before and after polishing and a time of polishing the substrate, and for determining a linear estimation factor, based on the actual thickness removal rate, to form an adjusted polishing time for a subsequent substrate to be polished, to adjust for degradation and inconsistency of a polishing surface that occurs during the polishing of multiple substrates.

Preferably, the polisher is a chemical mechanical polisher and the polishing surface includes an abrasive slurry. Preferably the substrates to be polished are semiconductor wafers.

Finally, an apparatus for compensating for polishing surface degradation is disclosed to include a thickness measuring device for measuring a thickness dimension of a substrate to be polished both before and after polishing; and means for determining an actual thickness removal rate, based on the measurements of the substrate before and after polishing and a time of polishing the substrate, and for determining a linear estimation factor, based on the actual thickness removal rate, to form an adjusted polishing time for a subsequent substrate to be polished, to adjust for degradation and inconsistency of a polishing surface that occurs during the polishing of multiple substrates.

BRIEF DESCRIPTION OF THE DRAWINGS

10

5

15

20

25

Figure 1 is a flow chart showing a polishing operation employing a method for controlling thickness removal according to the present invention.

Figure 2 shows the relationship between a sample set of wafers processed and the simulated wafer material thickness, M_h.

Figures 3 and 4 show the close matching relationship between predicted correction and actual values with the method of the present invention.

Figure 5 visually shows the "closeness" of the match given in Figures 3 and 4.

Figure 6 is a perspective view of a chemical mechanical polishing machine in combination with schematics showings of a thickness measurement device and processor according to the present invention.

BEST MODE FOR CARRYING OUT THE INVENTION

A preferred process for standardizing an amount of thickness removal from semiconductor wafers is illustrated in the flow chart of Figure 1. Although the preferred embodiment is directed to chemical mechanical polishing of semiconductor wafers, it is noted that the present inventive method may be more broadly applied to chemical mechanical polishing of other substrates, such as hard disk, and other polishable surfaces, and even more generally, to other polishing processes not involving chemical mechanical polishing.

20

5

10

15

Prior to polishing a wafer, a "before thickness" of the wafer is measured (100). More particularly, in the preferred embodiment, a thin film measurement is made on the wafer. of a layer to be polished. Such measurement may be performed by a number of available devices, such as a white light interferometer provided by Tencor of Milpitas, California. Another acceptable device is produced by Nova Instruments of Israel. Figure 6 schematically illustrates a thickness measurement device (300) used both before and after polishing with an exemplary CMP polishing apparatus (200), to measure a film thickness of wafer (102). As noted, the CMP polishing device is merely one example of a CMP polisher for use in the present invention, and is disclosed in Application Serial No. 08/443,956 in detail, as are other embodiments. Nor is the present invention limited to only those embodiments disclosed in Application Serial No 08/443,956, but may be applied to CMP polishers in general, and particularly those for with which the pressure between the wafer and polishing pad, the relative velocity between the wafer and the

30

25

NSDOCID: <WO_____9814306A1_1_>

polishing pad, and the contact are of the wafer with the polishing pad are held substantially constant.

After making a thickness measurement on the wafer (102) to be polished, the wafer is mounted in a carrier (101) and applied to a polishing surface (206) (see Fig. 1, (110)) for polishing the face of the wafer (102). The wafer (102) is polished for a predetermined time designed to remove a predetermined thickness off the face of the wafer (102). During polishing, the pressure applied by the wafer (102) against the polishing surface (206) is measured and controlled (120) through sensors which are provided on the polishing apparatus (200). Pressure control is preferably done in real time (130) using a microprocessor arrangement with feedback control over a Z-direction driver (213), such as that disclosed in Application Serial No 08/443,956, for example.

After completion of the polishing of wafer (102), the wafer is washed and dried (140), and an "after polishing" thickness measurement (150) of the wafer (102) is performed using thickness measurement device (300). Both the "before" and "after" thickness measurements of the wafer (102) are compared to determine the material thickness removed and the material removal rate, as described below. These values are then used to alter the processing parameters, preferably the polishing time, of the next wafer to be polished with the goal of removing the same thickness of material from the next wafer. In the preferred embodiment, inputs from up to ten previous wafers can be considered in determining a factor by which to alter the polishing time of a subsequent wafer to be polished.

The use of a predicted CMP sequence correction polynomial (functions below) generate coefficients for an Nth order linear correction method from sampled sequences. The predicted CMP sequence characterization polynomial and compensation technique is composed of two parts:

- 1. Actual Film Thickness Existential Removal Rate (AFTERR); and
- 2. Predicted CMP sequence Characterization; the <u>Predicted Effective Rate</u> of <u>Removal by Finite Estimation and Correction Theory</u>. (PERRFECT) characterization.

Depending on peculiarities common to a particular yielded manufacturers' polishing pad media, a combination of various process priming techniques are used to start a lot-size batch process that will exemplify the polishing system irregularities. This process

10

5

15

20

25

priming technique allows the PERRFECT characterization to mathematically describe the difference between the first, semiconductor film thickness before the chemical mechanical polishing operation then second, the semiconductor film thickness after the chemical mechanical polishing operation as the actual removal rate, AFTERR, of the system. Polishing system media irregularities are subsequently tracked and the corresponding information is characterized by the PERRFECT polynomial.

As noted above, the "Material Removal Rate" is defined by subtracting the previously processed wafer's actual material film thickness from the wafer material thickness measured before polishing (i.e. the "after polishing" term \mathbf{M}_a is subtracted from the "before polishing" term \mathbf{M}_b

The resultant numerical term: material thickness removed (Δ^{in}) is accordingly divided by the process time Δ_t . This provides a semiconductor material thickness removal rate term within a numerical per second basis Δ_t .

Material Removal Rate =: $\Delta_t^m = (M_b - M_a) / \Delta_t$

Whereas:

 $M_b = :$ Wafer material thickness BEFORE CMP operation, in Angstroms.

M_a=: The wafer material film thickness AFTERR CMP operation, in Angstroms.

 Δ_t =: The total CMP operation time from Start to Finish, in seconds.

 Δ^{m} =: The Total numerical material thickness removed during the CMP operation. in Angstroms.

 Δ_{t}^{m} =: The numerical material thickness removal rate, in Angstroms per seconds.

The PERRFECT characterization polynomial, (y_m) , provides for the terms $(\Delta_t * y_m)$ -- wherein the variable term (y_m) provides correction control of Δ_t , the total CMP time. The total time of the chemical mechanical polish process is used as the control variable term within a sampled data control system -- where $(\Delta^m/\Delta_t) = \Delta^m_t$ is the numerical material thickness removal rate, in Angstroms per second. Thus:

Numerical Material Removal Rate = $|\Delta^{m}_{t}|$ =: $(\Delta^{m}/\Delta_{t}) = [(K_{P}(P*V)*(A/A_{c}*\Delta_{t}^{2})]$ in Angstroms per second.

wherein:

 Δ_t =: The total polishing time, in seconds.

30

35

5

10

20

5

10

15

25

30

35

pad

 Δ^{m} =: The total semiconductor material removed, in Angstroms.

 $\Delta^{m}t =:$ The material removal rate, in Angstroms per second.

 $\mathbf{K}_{\mathbf{P}}$ =: Preston's constant, in unit terms.

P =: The applied pressure between the wafer and polishing pad, in pounds per square inch.

V =: The relative velocity between the wafer and polishing pad, in meters per second.

A =: The contact area of the wafer / polishing pad.

Ac =: Instantaneous device cut area.

y_m =: The predicted correction term (PERRFECT) corrects for structural component drift within the complex terms of the surface chemistry, abrasive material roughness, and elastic constant of the polishing that actualize the complex composition for the term K_P.

 $[(\Delta_1 * y_m) * (K_P)] = 0.$

It is further understood that the term K_P is composed of complex parameters K_a , K_b , and A, wherein:

20 $K_a =:$ The roughness and elastic constant of the polishing pad, and $K_b =:$ The complex term for the surface chemistry of the abrasive material.

It is another function of this chemical mechanical polishing invention to hold constant the following terms:

P, the applied pressure between the wafer and polishing pad,

V, the relative velocity between the wafer and polishing pad, and

A, the contact area of the wafer / polishing pad.

The flow chart as shown in Figure 1 provides a chemical mechanical polishing system a stable means of removal control for a specific thickness dimension of certain layered materials from the uppermost overlay of a semiconductor wafer:

In accordance with this invention the correction for the variable term K_P (with its complex parameters K_a and K_b), are the variables for which Δ_t , the modifier term, are altered by the predicted CMP sequence characterization polynomial PERRFECT term, y_m . This term is given as follows:

$$y_m = \sum_{k} D_k \cdot (m - k \cdot 0) \cdot Pad_Wear_Sample_{m-k}$$

40 wherein:

D yulew(sample, N)

Thus, the predicted CMP sequence characterization polynomial (PERRFECT) is a form of the Yule-Walker algorithm, as noted in <u>Note: Reference Optimum Signal Processing</u>, by Sophocles J. Orfanidis (published by Macmillan, 1988).

The following algorithmic procedure provides a chemical mechanical polishing system a stable means of removal control for a specific thickness dimension of certain layered materials from the uppermost overlay of a semiconductor wafer.

Predicted Effective Rate of Removal by Finite Estimation and Correction
Theory, (PERRFECT)

The two functions below generate coefficients for an Nth order linear prediction from a sample sequence. In Nth order linear prediction of a signal x, the predicted value of x_n is computed from earlier values by the sum:

$$\mathbf{k} = 1 \dots \qquad \mathbf{x_n} = \sum_{\mathbf{k}} \mathbf{a_k} \cdot \mathbf{x_n} + \mathbf{k}$$

The prediction is carried out by estimating the coefficients $\mathbf{a_k}$ from a sample \mathbf{s} of the sequence. These functions herein implement a method for estimating the coefficients, the Yule-Walker algorithm.

bn 2 gaussn(1008)
$$X_i$$
 $\cos \frac{2 \cdot \pi \cdot i}{2000}$ rnd(.2) .8 .2 96

Thus, in Figure 1, the "before" and "after" measurements are used to determine a correction term y_m to be applied for modification of the polishing time of the next wafer to be polished. Although the above algorithm could be computed by hand, a processor (400) is preferably employed to run the above described statistical process control algorithm. As shown in Figure 6, the processor (400) is preferably the same processor used for the real time control of pressure and other process variables of the polishing apparatus 200.

EXAMPLE

10

5

15

20

As an example, Figure 2 shows a simulated Wafer material thickness (BEFORE)

M_b CMP operation, in Angstroms, generated by this series:

5

Number of Sample Wafers:

M 800

sample, - X

Yule Walker :=

10

min

$$\varepsilon := \begin{bmatrix} n + p - 1 \\ \sum_{n=0}^{\infty} e_p + n^2 \end{bmatrix}$$

15

20

25

i 0.. M 1

Prediction order: N

10

Compute the coefficients using Yule-Walker:

D yulew(sample, N)

In this example the D coefficients of N are:

	€0
	0₹1
	10.998
	2 -0.004
	3. 0.003
	4 0.002
D :	50.004
	6: 0.004
	70.002
	8 3.812.10 ⁻⁴
	9 -5.562 • 10 -4
	10.0.001

The coefficients are used to predict the next value in the sequence from a set of n consecutive values, the first through nth elements of the coefficient vector D are used, ignoring the zeroeth element, which is always 1. It is noted that "1" is needed when we

5

10

15

25

30

35

use D (Yule-Walker) as a prediction error filter to generate the complete set of prediction errors.

The predictions for the first M + N steps, assumes that the sample sequence is padded with 0's at each end, whereby the first predicted value is always 0.

m - 1..(M + N) - 1 k 1..N - 1

Start with 0 padding =: $y_0 = 0$

CMP_Sequence sampl
Finish with 0 pad =: CMP_Sequence

The predicted correction term is =

$$\mathbf{y}_{m} = \sum_{\mathbf{k}} \mathbf{D}_{\mathbf{k}} \cdot (\mathbf{m} - \mathbf{k} \cdot \mathbf{0}) \cdot \mathbf{CMP_Sequence}_{\mathbf{m} - \mathbf{k}}$$

The predicted correction and actual values are plotted below in Figures 3 and 4.

The prediction error coefficients are generated by using the coefficient array **D** as a filter, and computing the response of the sample.

The full coefficient array is called the CMP prediction-error filter.

 $PE_{m} = \left(y_{m}\right) - \left(CMP_Sequence_{m}\right)$

, which is depicted in Figure 5.

It is noted that because the sample has been zero-padded, the predictions at the ends of the ranges are by design necessarily poor.

This example shows that "PERFECT" corrections do indeed give the difference between the two graphs on the preceding screen. For example:

 $PE_{45} = 0.204801$

 $CMP_Sequence_{45} \quad y_{45} = 0.204801$

It is noted that the concept of a statistical process algorithm according to the present invention is not limited to the use of the Yule-Walker algorithm described in detail above, but that the present invention could be practiced using other predictive statistical process algorithms, such as the Burg algorithm, for example. Further, as also previously

INSDOCID: <WO____9814306A1_I_>

5

10

noted, the present invention is not limited only to chemical mechanical polishing of semiconductor wafers, but may be applied to polishing of other types of substrate and other polishing methods.

Although there have been described above specific methods and systems for controlling thickness removal of substrates during chemical mechanical polishing, with a limited selected number of alternative embodiments in accordance with the invention for the purpose of illustrating the manner in which the invention may be used to advantage, it will be appreciated that the invention is not limited thereto. Accordingly, any and all modifications, variations or equivalent arrangements which may occur to those skilled in the art should be considered to be within the scope of the invention as set forth in the claims which follow.

.

NSDOCID: <WO_____9814306A1_I

CLAIMS

What is claimed is:

1. A method for controlling thickness removal of a substrate during polishing of a series of n substrates, where n is a positive integer greater than one, said method comprising:

measuring a thickness of a first substrate prior to polishing; polishing the first substrate for a predetermined time; measuring the thickness of the first substrate after polishing;

determining an actual thickness removal rate, based on the measurement before, the measurement after and the predetermined time; and

applying a linear estimation factor, based on the actual thickness removal rate, to form an adjusted polishing time for a subsequent substrate to be polished, to adjust for degradation and inconsistency of a polishing surface that occurs during the polishing of multiple substrates.

2. The method of claim 1, further comprising:
measuring a thickness of the subsequent substrate prior to polishing;
polishing the second substrate for the adjusted polishing time;
measuring the thickness of the subsequent substrate after polishing;

determining an actual thickness removal rate, based on the measurements of the subsequent substrate before and after polishing and the adjusted polishing time; and

applying a linear estimation factor, based on the actual thickness removal rates of previously polished and measured substrates, to form an adjusted polishing time for a subsequent substrate to be polished, to adjust for degradation and inconsistency of a polishing surface that occurs during the polishing of multiple substrates.

- 3. The method of claim 2, further comprising: repeating the procedures recited in claim 2 for subsequent substrates up to n.
- 4. The method of claim 2, wherein said linear estimation factor is determined using a Yule-Walker algorithm.
- 5. The method of claim 1, wherein the polishing comprises chemical mechanical polishing, and the adjustment of polishing time according to the linear estimation factor compensates for polishing pad inconsistencies over the course of polishing a series of substrates.

15

10

5

20

25

30

3NSDOCID: <WO_____9814306A1_I_>

6. An apparatus for controlling thickness removal of substrates during polishing of a series of substrates, comprising:

a polisher having a polishing surface, a substrate carrier for pressing a substrate against said polishing surface with a controlled pressure, and at least one driver for moving the substrate carrier and substrate along said polishing surface to effect a polishing of said substrate;

a thickness measuring device for measuring a thickness dimension of said substrate before and after polishing; and

means for determining an actual thickness removal rate, based on the measurements of the substrate before and after polishing and a time of polishing the substrate, and for determining a linear estimation factor, based on the actual thickness removal rate, to form an adjusted polishing time for a subsequent substrate to be polished, to adjust for degradation and inconsistency of a polishing surface that occurs during the polishing of multiple substrates.

- 7. The apparatus of claim 6, wherein said polisher comprises a chemical mechanical polisher and said polishing surface includes an abrasive slurry.
- 8. The apparatus of claim 7, wherein the substrate comprises a semiconductor wafer.
- 9.. An apparatus for compensating for polishing surface degradation, comprising: a thickness measuring device for measuring a thickness dimension of a substrate to be polished both before and after polishing; and

means for determining an actual thickness removal rate, based on the measurements of the substrate before and after polishing and a time of polishing the substrate, and for determining a linear estimation factor, based on the actual thickness removal rate, to form an adjusted polishing time for a subsequent substrate to be polished, to adjust for degradation and inconsistency of a polishing surface that occurs during the polishing of multiple substrates.


10

5


15

20





SUBSTITUTE SHEET (RULE 26)




(BEFORE) M_b CMP operation

Fig. 2

3/5






CMP Process Disturbance

Fig. 3


Angstroms/Minute



Predicted CMP Sequence Characterization

Fig. 4


SUBSTITUTE SHEET (RULE 26)



PERRFECT Correction Graph

Fig. 5

SUBSTITUTE SHEET (RULE 26)



INTERNATIONAL SEARCH REPORT

International Application No PCT/US 97/18346

		FC1/U	15 9//18346
A CLASS IPC 6	B24B37/04 B24B49/03 B23Q15	5/04	
According	to International Patent Classification (IPC) or to both national class	ification and IPC	
	SEARCHED	y y	
Minimum d IPC 6	ocumentation searched (classification system followed by classific B24B B23Q G05B	ation symbols)	
Documenta	ation searched other than minimumdocumentation to the extent the	it such documents are included in the fi	elds searched
Electronic	data base consulted during the international search (name of data	base and, where practical, search term	is used)
	ENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the	elevant passages	Relevant to claim No.
Y	EP 0 375 921 A (IBM) 4 July 199 see column 4, line 14 - line 50	0	1-9
Y	US 4 982 150 A (SILVERSTEIN SET 1 January 1991 see column 1, line 59 - column	·	1-9
A	EP 0 481 935 A (MELCHIORRE OFF I April 1992 see column 1, line 1 - line 56	MECC) 22	1,6,9
A	PATENT ABSTRACTS OF JAPAN vol. 095, no. 005, 30 June 1995 & JP 07 040239 A (SONY CORP), 1995, see abstract	lO February	1,6,9
Furth	ner documents are listed in the continuation of box C.	X Patent family members are	listed in annex.
° Special cat	egones of cited documents :	"T" later document published after th	ne international filing date
conside "E" earlier d	nt defining the general state of the art which is not ered to be of particular relevance ocument but published on or after the international	or priority date and not in conflic cited to understand the principle invention "X" document of particular relevance	of with the application but or theory underlying the
which t	ate nt which may throw doubts on priority claim(s) or s cited to establish the publication date of another or other special reason (as specified)	cannot be considered novel or controlled involve an inventive step when "Y" document of particular relevance	cannot be considered to the document is taken alone in the claimed invention
"O" docume other m "P" documen	nt referring to an oral disclosure, use, exhibition or neans nt published prior to the international filing date but	cannot be considered to involve document is combined with one ments, such combination being in the art.	or more other such docu-
later the	an the priority date claimed	"&" document member of the same p	patent family
	ctual completion of theinternational search	Date of mailing of the internation	al search report
	January 1998	26/01/1998	
rvanse silo M	eiling address of the ISA European Patent Öffice, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk	Authonzed officer	
	Tel. (+31-70) 340-2040, Tx. 31 651 epo ni. Fax: (+31-70) 340-3016	Eschbach, D	•

INTERNATIONAL SEARCH REPORT

Information on patent family members

PCT/US 97/18346

Patent document cited in search report	Publication date	Patent family member(s)	Publication date	
EP 0375921 A	04-07-90	US 5010491 A DE 68914812 D DE 68914812 T JP 1920807 C JP 2185367 A JP 6045103 B	23-04-91 26-05-94 24-11-94 07-04-95 19-07-90 15-06-94	
JS 4982150 A	01-01-91	NONE		
EP 0481935 A	22-04-92	IT 1243537 B	16-06-94	